

Lorenzo Pavesi · David J. Lockwood
Editors

Silicon Photonics III

Systems and Applications

Contents

1	Silicon Optical Interposers for High-Density Optical Interconnects	1
	Yutaka Urino, Takahiro Nakamura and Yasuhiko Arakawa	
1.1	Introduction	1
1.1.1	Trends and Requirements of Computing Systems in Data Centers	1
1.1.2	Problems with Electrical Interconnects	2
1.1.3	Optical Interconnects with Silicon Photonics	3
1.1.4	Vision for on-Chip Servers	3
1.1.5	Photonics-Electronics Convergence System Technology (PECST) Project	4
1.2	Photonics–Electronics Convergence System for Inter-chip Interconnects	4
1.2.1	Optical Interconnects for Short Reach	4
1.2.2	Integration Between Photonics and Electronics	5
1.2.3	Light Source Integration	6
1.2.4	Photonics–Electronics Convergence System with Silicon Optical Interposers	8
1.3	Configuration and Characteristics of Optical Components for Silicon Optical Interposers	9
1.3.1	Silicon Optical Waveguides	9
1.3.2	Hybridly Integrated On-Chip Light Sources	10
1.3.3	Silicon Optical Modulators	14
1.3.4	Germanium Photodetectors	15
1.4	Silicon Optical Interposers for High Bandwidth Density	16
1.4.1	Design Consideration for Bandwidth Density and Optical Power Budget	16
1.4.2	Integrated Fabrication Process	17
1.4.3	Data Link Experiments	18
1.4.4	Significance of Bandwidth Density	20

1.5	Silicon Optical Interposers for Wide Temperature Range Operation	20
1.5.1	Hybridly Integrated Athermal Light Sources and Their Thermal Characteristics	21
1.5.2	Optical Modulators and Their Thermal Characteristics	23
1.5.3	Photodetectors and Their Thermal Characteristics	25
1.5.4	Data Link Experiments Over Wide Temperature Range	26
1.6	25-Gbps Data Links Using Silicon Optical Interposers and FPGA Transceivers	28
1.7	Advanced Fabrication Process and Optical Components for Wider Bandwidth in Future	30
1.7.1	Hybridly Integrated 1200-Channel Light Source	30
1.7.2	High-Speed Ring-Resonator-Based Optical Modulators	31
1.7.3	High-Speed Germanium Photodetectors with Low Contact Resistance	31
1.7.4	300-mm Wafer Processes with ArF Immersion Lithography for WDM	32
1.8	Perspectives on Inter-chip Interconnects	32
1.8.1	Vision for On-Board Datacenters	32
1.9	Optical I/O Cores	33
1.9.1	Further Efficient Interconnects for On-Board Datacenters	35
1.10	Conclusion	35
	References	36
2	Silicon Quantum Photonics	41
	Damien Bonneau, Joshua W. Silverstone and Mark G. Thompson	
2.1	Introduction	41
2.1.1	Quantum Information	43
2.1.2	Optical Requirements for Quantum Applications	45
2.1.3	Scaling up Quantum Optics	48
2.1.4	Silicon Quantum Photonics	48
2.2	Linear Optics	49
2.2.1	Beam Splitter	50
2.2.2	Phase Shifter	52
2.3	Photon Sources	53
2.3.1	Requirements for Photon Sources	54
2.3.2	A Brief Summary of SFWM Experiments in SOI	54
2.3.3	Theory of SFWM Sources	55
2.3.4	Silicon Waveguide Photon-Pair Sources	57
2.3.5	Ring Resonator	62
2.4	On-Chip Detectors	69

2.5	Integration	70
2.5.1	Multiple Sources	71
2.5.2	Sources and Filters	72
2.5.3	Multiple Sources and Interferometers	74
2.6	Outlook	75
2.6.1	Conclusion	75
	References	76
3	Athermal Silicon Photonics	83
	Jong-Moo Lee	
3.1	Introduction	83
3.2	Background of Athermal Technology	84
3.2.1	Temperature-Dependent Wavelength Shift	84
3.2.2	Thermo-Optic Coefficient of Materials	85
3.2.3	Athermal Silica AWG	86
3.3	Athermal Silicon Photonics Using Polymer Cladding	88
3.4	Athermal Silicon Photonics Using Titania Cladding	93
3.5	Athermal Silicon MZI Without Negative TO Material	95
3.6	Summary	97
	References	97
4	Design Flow Automation for Silicon Photonics: Challenges, Collaboration, and Standardization	99
	Mitchell Heins, Chris Cone, John Ferguson, Ruping Cao, James Pond, Jackson Klein, Twan Korthorst, Arjen Bakker, Remco Stoffer, Martin Fiers, Amit Khanna, Wim Bogaerts, Pieter Dumon and Kevin Nesmith	
4.1	Silicon Photonics—History Repeats Itself	100
4.2	Photonic Integrated Circuit Design Methodologies and Flows	100
4.2.1	Front End Versus Building Blocks Methodology	101
4.2.2	Process Design Kit Driven Design	101
4.2.3	Overview of Flow—Comparison to Analog Design Flow	103
4.2.4	Schematic Capture	106
4.2.5	Photonic Circuit Modeling	108
4.2.6	Model Extraction for Compact Models	114
4.2.7	Schematic-Driven Layout	116
4.2.8	Overview of Physical Verification for Silicon Photonics	122
4.3	Manufacturing and Lithography: Accuracy Problems and Process Variation	139
4.3.1	Silicon Photonics Fabrication Processes	139
4.3.2	Lithography	140

4.4	The “CoDesign” Problems	142
4.4.1	Co-layout	143
4.4.2	Co-simulation	143
4.4.3	Cointegration	144
4.4.4	Packaging	145
4.5	Standards Organizations Helping Evolve a Disintegrated Design, Manufacturing, Packaging, and Test Ecosystem	145
4.5.1	Photonics Fitting into EDA	145
4.5.2	Adding/Modifying for Photonics	146
4.5.3	Process Design Kits (PDKs)	146
4.5.4	Formats	150
4.5.5	Standards Development Organizations	150
4.6	The Need for an Optoelectronic Unified Design Flow	152
4.7	Summary	154
	References	154
5	Hardware–Software Integrated Silicon Photonics for Computing Systems	157
	David M. Calhoun, Qi Li, Dessislava Nikolova, Christine P. Chen, Ke Wen, Sébastien Rumley and Keren Bergman	
5.1	Silicon Photonic Systems: A Subsystem Rationale	157
5.2	Chip-Scale Silicon Photonic Subsystems	158
5.2.1	Silicon Photonic Manufacturing Platforms	159
5.2.2	Photonic Packaging	159
5.2.3	End-to-End Connection in a Silicon Photonic Link	160
5.2.4	Systems Enabled by Programmable Logic Devices	162
5.2.5	System Considerations	163
5.3	Device Control for Thermal Stabilization	163
5.4	High-Speed Silicon Photonic Subsystems	164
5.4.1	Traveling-Wave Mach–Zehnder Modulator and Microring Modulators	165
5.4.2	Mach–Zehnder Interferometer and Microring Switches	167
5.4.3	Microring Performance Dependencies	168
5.5	Data Synchronization for Link-Based Delivery and Management	169
5.5.1	Burst Mode Data for Link Connections	169
5.5.2	Synchronization	170
5.5.3	Exploring Software Protocols for Circuit-Based Connection Management of Characterized Links	173
5.6	Hardware–Software Implementation for System Integration	175
5.6.1	Abstracting a Chip-Scale Silicon Photonic System	176
5.6.2	Software Control and Management	178
5.6.3	Example of Software Request-Grant-Based Control of Switched Silicon Photonic Circuits	181

5.6.4	Control-Centric Integration: Power-Optimized Silicon Photonic Spatial Switching	182
5.6.5	Network-Centric Integration: Programmable Wavelength Routing	184
5.7	Conclusion	186
	References	186
6	Path to Silicon Photonics Commercialization: The Foundry Model Discussion.	191
	Andy Eu-Jin Lim, Tsung-Yang Liow, Jun-Feng Song, Ming-Bin Yu, Chao Li, Xiao-Guang Tu, Kok-Kiong Chen, Roger Poh-Cher Tern, Ying Huang, Xian-Shu Luo and Guo-Qiang Lo	
6.1	Introduction	191
6.2	Silicon Photonics Technology Status	192
6.2.1	Fabless Semiconductor Model	192
6.2.2	Monolithic Integration Through CMOS Photonics	193
6.2.3	Technology Platform for Hybrid Integration	195
6.3	Role of Research and Development Foundries	199
6.3.1	Standardized Shuttle Runs	199
6.3.2	Customized Process Platform	202
6.3.3	Small Volume Production	202
6.4	Route to Commercialization	204
6.4.1	Manufacturing in CMOS Foundry	205
6.4.2	Process Qualification and Reliability	209
6.4.3	Outlook and Trends	210
6.5	Conclusion	212
	References	213
7	Packaging of Silicon Photonic Devices.	217
	Peter O'Brien, Lee Carrol, Cormac Eason and Jun Su Lee	
7.1	Introduction	217
7.2	Optical Packaging	220
7.2.1	Fiber-Coupling	221
7.2.2	Grating-Coupling	222
7.2.3	Edge-Coupling	225
7.2.4	Laser Integration	226
7.2.5	Micro-Optic Hybrid Integration	227
7.2.6	VCSEL Hybrid Integration	228
7.3	Electrical Packaging	228
7.3.1	Packaging to PCB	229
7.4	Standardization	232
7.5	Conclusions	233
	References	233

8	Silicon Photonics Packaging Automation: Problems, Challenges, and Considerations	237
	Giovan Battista Preve	
8.1	Introduction	237
8.2	Automated Fiber Array Pigtailling on Gratings	239
8.3	Optical Fiber Interface and Laser Integration on PICs: A Survey of Innovative Concepts and Automation Considerations	248
	8.3.1 Optical Interface with External Fibers	249
	8.3.2 Approach Two	250
	8.3.3 Laser Integration on PICs	256
8.4	Conclusions	258
	References	258
9	CMOS Cost-Volume Paradigm and Silicon Photonics Production	261
	Amit Khanna, Dieter Bode, Carl Das, Philippe Absil and Steve Beckers	
9.1	Introduction	261
9.2	Low Volume Production	263
	9.2.1 Multi-project Wafers or MPWs for Affordable Prototyping	263
	9.2.2 Commercial R&D Project	264
	9.2.3 Corner Lot	265
	9.2.4 Low Volume Production Lot	266
9.3	Markets and Volumes	266
	9.3.1 Datacom	266
	9.3.2 Telecom	268
	9.3.3 Sensors	268
	9.3.4 Volume Evolution	269
9.4	From Prototype to Volume Production: Technical Stages and Challenges	270
	9.4.1 PDK and Design Flow	270
	9.4.2 New Tape-Out (NTO)	270
	9.4.3 Flow Setup and Follow-up	273
	9.4.4 Qualification and Yield Analysis	274
	9.4.5 Dicing	274
	9.4.6 Packaging and Reliability	275
9.5	Summary	275
	References	275

10 Silicon Photonics Research and Manufacturing Using a 300-mm Wafer Platform 277
 Frédéric Bœuf, Jean Francois Carpentier, Charles Baudot,
 Patrick Le Maitre and Jean-Robert Manouvrier

10.1 Introduction. 277

10.2 Industrialization Strategy and Electronics: Photonics Integration. 279

10.2.1 Silicon Photonics Qualification Methodology. 279

10.2.2 Electronics and Photonics Integration 280

10.2.3 Industrial Testing Strategy for Wafer Sorting. 283

10.3 Photonics Process Integration and Process Control on 300 mm Wafers. 285

10.3.1 Optical Component Patterning 286

10.3.2 Active Optical Component Definition 287

10.3.3 Middle of Line (MEOL) and Back End of Line (BEOL) 287

10.3.4 Device Performance 287

10.3.5 Toward Optical Test Chip Development for Process and Performance Monitoring. 288

10.4 Design Kit and Spice Model Approach 294

10.4.1 Photonics Spice Model Development 295

10.4.2 Spice Model Extraction Flow. 298

10.4.3 Spice Models Hardware Correlation 298

10.4.4 Spice Model Platform Capabilities 300

10.5 Process Exploration for Design and Performance Improvement 301

10.5.1 Improving Surface Coupling Efficiency. 302

10.5.2 Advanced Silicon Patterning 306

10.5.3 Application to Ring Modulator Devices 308

References 312

11 Silicon Photonics-Based Signal Processing for Microwave Photonic Frontends 317
 Minghua Chen, Hongchen Yu and Jingjing Wang

11.1 Introduction. 317

11.2 Silicon-Based Signal Processors 318

11.2.1 FIR Signal Processors. 319

11.2.2 IIR Signal Processors 326

11.2.3 FIR/IIR Hybrid Signal Processors. 327

11.3 Silicon Photonics-Based Photonic Frontends 331

11.3.1 Parallel Down-Conversion Frontends 331

11.3.2 OEO Frontends 333

11.4 Photonic-Assisted SDR Transceiver 338

11.5 Conclusions. 344

References 345

12	Advanced Silicon Photonics Transceivers	349
	Attila Mekis, Thierry Pinguet, Gianlorenzo Masini, Subal Sahni, Michael Mack, Steffen Gloeckner and Peter De Dobbelaere	
12.1	Introduction.	349
12.2	Silicon Photonics for Optical Interconnect.	350
12.3	Silicon Photonics Technology Advancements.	351
12.3.1	Silicon Photonics Wafer Processing Flow	351
12.3.2	Silicon Photonics Devices	354
12.3.3	2.5 D Integration for Combining Electronic and Photonic Circuits	357
12.3.4	Wafer-Scale Optical Probing of Silicon Photonics	358
12.4	Advanced Optical Transceiver Design in Silicon Photonics Technology	361
12.4.1	Design Infrastructure: Design Kit	361
12.4.2	Transmitter Design	362
12.4.3	Receiver Design.	364
12.4.4	Transceiver Architecture	365
12.5	Light Source for Silicon Photonics	367
12.6	Packaging	371
12.7	Conclusions.	372
	References	373
13	Optical Transceivers Using Heterogeneous Integration on Silicon.	375
	Gregory A. Fish and Daniel K. Sparacin	
13.1	Introduction.	375
13.2	Heterogeneous Integration	376
13.2.1	Components	379
13.2.2	Lasers.	379
13.2.3	Semiconductor Optical Amplifiers	380
13.2.4	Modulators	381
13.2.5	Photodiodes.	382
13.2.6	Circuits.	383
13.3	Packaging	390
13.4	Conclusion	394
	References	394
14	Merits and Potential Impact of Silicon Photonics	397
	Po Dong, Guang-Hua Duan, Young-Kai Chen and David T. Neilson	
14.1	Technical Merits of Silicon Photonic Devices	398
14.1.1	High-Index-Contrast Silicon Waveguides.	398
14.1.2	High Integration Level of Silicon Photonics.	400
14.1.3	High Yield and Low Cost by Mature CMOS Fabrication	401

14.2	Applications	403
14.2.1	Telecommunication Applications	403
14.2.2	DataComm Applications	406
14.2.3	Chip-Scale Interconnects	408
14.3	Silicon Photonic Integrated Circuits	410
14.3.1	WDM Transmitters	410
14.3.2	WDM Receivers	412
14.3.3	Coherent Optical Transmitters	413
14.3.4	Coherent Optical Receivers	414
14.4	Conclusion	416
	References	417
15	Silicon Photonics for Telecom and Datacom Applications.	421
	Francesco Testa, Alberto Bianchi, Stefano Stracca and Roberto Sabella	
15.1	Introduction	422
15.2	Optical Switching Devices for Access and Mobile Networks	422
15.2.1	Silicon Integrated Mini-ROADM	425
15.2.2	Silicon Integrated Devices for Multidirectional ROADMs	429
15.3	High Scale Photonic Integrated Device for Optical Switching in Metro Transport Nodes and Data Centers	432
15.3.1	Silicon Photonics Integrated TPA: IRIS Project	436
15.4	Perspectives and Research Directions	443
	References	444
16	Is Silicon Photonics a Competitive Technology to Enable Better and Highly Performing Networks?	447
	Kensuke Ogawa and Kenji Nishide	
16.1	Introduction	448
16.2	Fundamental Characteristics of Rib-Waveguide Phase Shifter	449
16.2.1	Rib-Waveguide Phase Shifter in MZ Interferometer	449
16.2.2	Optical Loss Characteristics	451
16.2.3	Series Resistance Reduction for Shorter RC Delay	455
16.2.4	EO Response	457
16.3	Free-Carrier Plasma Dispersion for High-Speed Silicon Optical Modulator	458
16.3.1	Energy Transfer in Drude Theory	458
16.3.2	TEC-Free DC Optical Characteristics	460
16.3.3	Frequency Chirping	460

16.4	Silicon Optical Modulators in High-Capacity Optical Networks	462
16.4.1	On-off Keying Characteristics	462
16.4.2	Phase-Shift Keying Characteristics	464
16.5	Conclusion	469
	References	469
17	Silicon Photonics Technologies: Gaps Analysis for Datacenter Interconnects.	473
	Ryohei Urata, Hong Liu, Lieven Verslegers and Chris Johnson	
17.1	Introduction.	473
17.1.1	The New Internet	473
17.1.2	Datacenter Network Architecture	475
17.2	Performance Metrics for Intra-datacenter Interconnect.	476
17.2.1	Cost	476
17.2.2	Power, Density, Size.	478
17.2.3	Cable Efficiency.	480
17.2.4	Latency.	481
17.2.5	Serviceability: Pluggable Versus Embedded Transceivers	482
17.2.6	Performance	485
17.3	Conclusion	486
	References	487
18	VLSI Photonics for High-Performance Data Centers	489
	Di Liang, Marco Fiorentino and Raymond G. Beausoleil	
18.1	Photonic-Interconnected Data Center Architectures	490
18.2	Si Microring-Based Transceivers	496
18.3	Hybrid III-V-on-Si Transceivers	500
	References	511
	Index	517